Components
Gate-Level Simulation
Simple Gates
Functional Blocks
Rudimentary ROM & PLA Support
Hierarchical Circuits
Basic State Machine Support
High-Level ROM Specifications
High-Level PLA Specifcations
Macros
Previous slide
Next slide
Back to first slide
View graphic version