

Logic Design

With Simulation Exercises

Philosophy

- ★ All Theoretical Subjects Should Be Backed Up With Practical Exercises
- ★ Students Should Verify All “Paper” Designs to Verify Their Correctness
- ★ Students Should Verify Exhaustive Proofs by Using an Exhaustive Simulation
- ★ Students Should be Exposed to the Principles of Testing

Fundamental Laws

Equation

$$a \cdot 1 = a$$

$$a + 0 = a$$

$$ab = ba$$

$$a + b = b + a$$

$$(ab)c = a(bc)$$

$$(a+b)+c = a+(b+c)$$

$$a(b+c) = ab+bc$$

$$a+bc = (a+b)(a+c)$$

$$aa' = 0$$

$$a+a' = 1$$

Law

And Identity Law

Or Identity Law

Commutativity of and

Commutativity of or

Associativity of and

Associativity of or

And distributes over or

Or distributes over and

And inverse law

Or inverse law

Identity Laws

FHDL

```
Ident: circuit
      inputs a
      outputs xa,xo

      one    i1
      zero   i0
g1:    and   (a,i1),xa
g2:    or    (a,i0),xo
      endcircuit
```

VECTORS

0
1

Associativity of AND

FHDL

```
aa:  circuit
      inputs  a,b,c
      outputs left,right

g1:  and     (a,b),l1
g2:  and     (l1,c),left

h1:  and     (b,c),r1
h2:  and     (a,r1),right
      endcircuit
```

VECTORS

```
0,0,0
0,0,1
0,1,0
0,1,1
1,0,0
1,0,1
1,1,0
1,1,1
```


Karnaugh Maps

- ★ Start with A Truth Table
- ★ Construct A Boolean Function
- ★ Translate the Boolean Function into FHDL
- ★ Simulate The FHDL to Reconstruct the Truth Table

Design With Gates

- ★ Determine Number of Inputs & Outputs
- ★ Derive Truth-Tables for Outputs
- ★ Derive Boolean Functions for each Output
- ★ Draw Logic Diagram
- ★ *Encode Logic Diagram in FHDL*
- ★ *Simulate FHDL to Verify Correct Operation*

Design with MSI Functions

- ★ Implement Example MSI Functions
- ★ Simulate to Verify Correctness
- ★ Design using MSI Components Directly
- ★ Implement Using FHDL Functional Blocks and Hierarchical Design
- ★ Simulate to Verify Correctness

Sequential Circuits

- ★ Design and Simulate RS, D, and Edge-Triggered D flip-flops
- ★ Illustrate Oscillations using the RS flip-flop
- ★ Illustrate The Need for Edge-Triggering, or Master/Slave Synchronization
- ★ Illustrate Logic Hazards, and the Danger They Pose to Asynchronous Circuits


Registers And Memory

- ★ Registers, with Variations are Directly Simulated by FHDL
- ★ Registers Act as Collections of Unsynchronized D Flip-Flops
- ★ RAM Can be Simulated Directly
- ★ Simple ROMs and PLAs are Easy to Construct

Sequential Control

- ★ State Machines Can be Constructed from Basic FHDL Components
- ★ The ROM Preprocessor Allows RTL-Like Specifications
- ★ The PLA Preprocessor Can Be Used To Create More Exotic State Machines
- ★ ASMs can be specified and simulated directly

Testing: An Example



Distinguish Between The Two

How To Do It

Test 1

0,0,1,0,0,0

Presence or Absence of Carry

0,0,0,0,0,0

Must Be Detectable

Test 2

0,0,1,1,0,0

Carry Must Be Tested In Both
States

0,0,0,1,0,0

Unacceptable Substitute For Test 2!

0,0,1,1,1,0

Error Is Masked, Because C2 and
C3 are Identical in Both Tests

0,0,0,1,1,0

Future Development

Fault Simulation in FHDL

Logic Design

With Simulation Exercises

Philosophy

- All Theoretical Subjects Should Be Backed Up With Practical Exercises
- Students Should Verify All “Paper” Designs to Verify Their Correctness
- Students Should Verify Exhaustive Proofs by Using an Exhaustive Simulation
- Students Should be Exposed to the Principles of Testing

Fundamental Laws

Equation

$$a \bullet 1 = a$$

$$a + 0 = a$$

$$ab = ba$$

$$a + b = b + a$$

$$(ab)c = a(bc)$$

$$(a+b)+c = a+(b+c)$$

$$a(b+c) = ab+bc$$

$$a+bc = (a+b)(a+c)$$

$$aa' = 0$$

$$a+a' = 1$$

Law

And Identity Law

Or Identity Law

Commutativity of and

Commutativity of or

Associativity of and

Associativity of or

And distributes over or

Or distributes over and

And inverse law

Or inverse law

Identity Laws

FHDL

```
Ident: circuit
      inputs a
      outputs xa,xo

      one    i1
      zero   i0
g1:    and   (a,i1),xa
g2:    or    (a,i0),xo
      endcircuit
```

VECTORS

0
1

Associativity of AND

FHDL

VECTORS

aa:	circuit	0,0,0
	inputs a,b,c	0,0,1
	outputs left,right	0,1,0
		0,1,1
g1:	and (a,b),l1	1,0,0
g2:	and (l1,c),left	1,0,1
		1,1,0
h1:	and (b,c),r1	1,1,1
h2:	and (a,r1),right	
	endcircuit	

Karnaugh Maps

- Start with A Truth Table
- Construct A Boolean Function
- Translate the Boolean Function into FHDL
- Simulate The FHDL to Reconstruct the Truth Table

Design With Gates

- Determine Number of Inputs & Outputs
- Derive Truth-Tables for Outputs
- Derive Boolean Functions for each Output
- Draw Logic Diagram
- *Encode Logic Diagram in FHDL*
- *Simulate FHDL to Verify Correct Operation*

Design with MSI Functions

- Implement Example MSI Functions
- Simulate to Verify Correctness
- Design using MSI Components Directly
- Implement Using FHDL Functional Blocks and Hierarchical Design
- Simulate to Verify Correctness

Sequential Circuits

- Design and Simulate RS, D, and Edge-Triggered D flip-flops
- Illustrate Oscillations using the RS flip-flop
- Illustrate The Need for Edge-Triggering, or Master/Slave Synchronization
- Illustrate Logic Hazards, and the Danger They Pose to Asynchronous Circuits



Registers And Memory

- Registers, with Variations are Directly Simulated by FHDL
- Registers Act as Collections of Unsynchronized D Flip-Flops
- RAM Can be Simulated Directly
- Simple ROMs and PLAs are Easy to Construct

Sequential Control

- State Machines Can be Constructed from Basic FHDL Components
- The ROM Preprocessor Allows RTL-Like Specifications
- The PLA Preprocessor Can Be Used To Create More Exotic State Machines
- ASMs can be specified and simulated directly

Testing: An Example



Distinguish Between The Two

How To Do It

Test 1

0,0,1,0,0,0

Presence or Absence of Carry

0,0,0,0,0,0

Must Be Detectable

Test 2

0,0,1,1,0,0

Carry Must Be Tested In Both
States

0,0,0,1,0,0

Unacceptable Substitute For Test 2!

0,0,1,1,1,0

Error Is Masked, Because C2 and
C3 are Identical in Both Tests

0,0,0,1,1,0

Future Development

Fault Simulation in FHDL