Identity Laws

Ident: circuit

inputs a

outputs xa,xo

one i1

zero i0

g1: and (a,i1),xa

g2: or (a,i0),xo

endcircuit

FHDL

VECTORS

0

1

Previous slide

Next slide

Back to first slide

View graphic version