Sequential Circuits
Design and Simulate RS, D, and Edge-Triggered D flip-flops
Illustrate Oscillations using the RS flip-flop
Illustrate The Need for Edge-Triggering, or Master/Slave Synchronization
Illustrate Logic Hazards, and the Danger They Pose to Asynchronous Circuits